

**IN THE UNITED STATES DISTRICT COURT
FOR THE SOUTHERN DISTRICT OF NEW YORK**

**INTERNATIONAL BUSINESS
MACHINES CORPORATION,**

Plaintiff,

-vs.-

PLATFORM SOLUTIONS, INC.,

Defendant.

Civil Action No. 06 CV 13565 (CLB)

JOINT CLAIM CONSTRUCTION AND PREHEARING STATEMENT

Pursuant to Paragraph 1 of the January 31, 2008 Amended Civil Case Discovery Plan and Scheduling Order, International Business Machines Corporation ("IBM") and Platform Solutions, Incorporated ("PSI") hereby submit the following Joint Claim Construction and Prehearing Statement.

1a. Agreed Constructions

The claim terms, phrases, or clauses for which the parties have agreed on a construction are each listed in attached Exhibit A along with the agreed constructions.

1b. Proposed Constructions for Disputed Terms/Phrases

The parties' respective proposed constructions of each disputed claim term, phrase, or clause, together with an identification of all references from the specification or prosecution history that support that construction, and an identification of any extrinsic evidence on which each intends to rely either to support its proposed construction or to oppose the other party's proposed constructions of the claims (including dictionary definitions, citations to learned treatises, and prior art) are included in the attached Exhibits B and C. The parties have also specified the terms or claim elements that should be governed by 35 U.S.C. § 112(6). The parties have agreed that, in addition to the extrinsic evidence disclosed in Exhibit C, they may each rely on expert declarations on claim construction issues served simultaneously with their briefs. The

parties further reserve the right to supplement the extrinsic record, including information such as deposition testimony of the witnesses, including experts, in this case.

1c. Anticipated Length of Time for the Claim Construction Hearing

The parties anticipate that the hearing will require at least 3 days.

1d. Claim Construction Hearing Witnesses

The parties do not currently agree on whether experts should be called at the Claim Construction hearing. The parties would appreciate the Court's guidance on this issue and on whether, when, and how the Court would like to conduct a technical tutorial (which could be done in person, with or without experts and/or by the submission of interactive computer presentations).

1d. Prehearing Conference

The parties believe that it would be beneficial to discuss the Court's preferences with respect to conducting Claim Construction Hearings, including any preferences concerning technology tutorials and witnesses, at the status conference currently scheduled for April 3, 2008.

Dated: March 28, 2008

QUINN EMANUEL URQUHART OLIVER
& HEDGES, LLP

By: /s/ Richard I. Werder, Jr.
Richard I. Werder, Jr. (RW-5601)
Edward J. DeFranco (ED-6524)
Richard W. Erwine (RE-7950)
Alexander Rudis (AR-5005)
51 Madison Avenue
22nd Floor
New York, New York 10010-1601
(212) 849-7000

Frederick A. Lorig
865 S. Figueroa Street
Los Angeles, California 90017
(213) 443-3000

Attorneys for Plaintiff
International Business Machines Corporation

SUSMAN GODFREY LLP

By: /s/ Stephen D. Susman
Stephen D. Susman (SS-8591)
Tibor L. Nagy, Jr. (TN-9569)
654 Madison Avenue, 5th Floor
New York, New York 10065
(212) 336-8330

KEKER & VAN NEST, LLP
Clement S. Roberts (*application pending*)
710 Sansome Street
San Francisco, CA 94111-1704

Attorneys for Defendant / Counterclaimant
Platform Solutions, Inc.

AGREED CONSTRUCTIONS**U.S. Patent No. 6,654,812**

'812 Claim Term	Agreed Construction
generating an IP datagram	In an IP packet, combining a source and destination address with a data payload
network	Communications links between the network ports of two or more computer systems

U.S. Patent No. 5,687,106

'106 Claim Term	Agreed Construction
directly converted	converted without undergoing intermediary conversions
floating point architecture	A way of representing floating point numbers in bits, including the rules for performing mathematical operations on those representations
internal floating point format	The format of a floating point number within a floating point unit (FPU) that is used in the execution of the floating point operations.

U.S. Patent No. 5,825,678

'678 Claim Term	Agreed Construction
condition code	a bit or collection of bits that summarizes the results of the execution of an instruction
floating point data class	One or more categories of floating point numbers possessing one or more specified characteristics

U.S. Patent No. 5,696,709

'709 Claim Term	Agreed Construction
default rounding mode	The rounding mode to be used whenever the current floating point instruction does not specify some other mode
selectively override	selecting from a set of options to override a default operation

Exhibit A**U.S. Patent No. 6,775,789**

'789 Claim Term	Agreed Construction
wraps back to zero	resets to zero once the maximum value is exceeded
programmable register	A register whose value can be set by one or more programs
set register instruction	An instruction that sets a given register to a value
considered as one entity	stored contiguously in memory
processor identifier	collection of bits that uniquely specifies a particular processor

U.S. Patent No. 5,987,495

'495 Claim Term	Agreed Construction
a processor is controlled by a program status word	The processor is directed in the execution of a program by the contents of a program status word which indicates the next instruction executed and contains controls constraining the operating state and authority of the program executing under that PSW.
program context	contents of the general registers, the access registers, and the program status word
decoding an instruction	Interpreting the fields of an instruction by a processor
offset	value added to an address to reach the desired address
pointing to a save area	providing the location of an area of main storage in which contents of a program status word and registers are saved

U.S. Patent No. 5,414,851

'851 Claim Term	Agreed Construction
image identifier	a number assigned to each of the plural OSs executing in different resource partitions of the computer system, or the hypervisor
sharing set	a set of control blocks in which each such control block corresponds to the same input/output resource
input/output resource identifier	a collection of bits that identify an I/O resource
hypervisor	a component that supervises the partitions, and programs within such partitions, of the computer electronic complex

U.S. Patent No. 5,953,520

'520 Claim Term	Agreed Construction
native	pertaining to the architecture on which the emulator runs
guest	pertaining to the architecture that is being emulated
native addresses	addresses specifying native memory locations
native address space	a range of addresses available to the instructions written for the native architecture
guest address space	a range of addresses available to the instructions written for the guest architecture
native physical addresses	addresses of the native physical memory location
a series of guest instructions	a sequence of one or more guest instructions
emulates	using a data processing system to imitate another data processing system, so that the imitating system accepts the same data, executes the same programs, and achieves the same results as the imitated system.
guest real address	an address that would be used by the emulated data processing system to specify a location in its physical memory, if such a physical memory were available
guest logical address	the number used by a guest program to indirectly reference a location in memory
guest instruction storage	a set of locations in memory containing guest instruction
semantic routine storage	a set of locations in memory containing semantic routines
translating said guest logical address into a guest real address	producing a guest real address to which the given guest logical address corresponds
translating said guest real address into a native physical address	producing a native physical address to which the given guest real address corresponds

Exhibit A**U.S. Patent No. 6,009,261**

'261 Claim Term	Agreed Construction
emulation	using a data processing system to imitate another data processing system, so that the imitating system accepts the same data, executes the same programs, and achieves the same results as the imitated system.
incompatible	pertaining to the architecture that is being emulated
target	pertaining to the architecture on which the emulator runs
interpreting an instruction	decoding the fields of an instruction by a processor
preprocessing each target instruction	copying or modifying some or all of the target instruction before it is executed

PROPOSED CONSTRUCTIONS**U.S. Patent No. 6,654,812**

'812 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
host-network interface	The communication interface between a host computer and a network.	A hardware component coupled between a host computer and a network port.
saving at said host-network interface	Saving at said host-network interface.	saving on memory located within the host-network interface
(computer) readable program code means embodied therein for causing network communications in a mainframe class data processing system having multiple partitions and a port to a network, the computer readable program code means in the article of manufacture comprising:	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this is a limitation that is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing network communications in a mainframe class data processing system having multiple partitions and a port to a network</p> <p><i>Structure:</i> An article of manufacture (<i>see, e.g.,</i> 10:46-57 and equivalents thereof) that causes a computer to cause network communications in a mainframe class data processing system having multiple partitions and a port to a network.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing network communications in a mainframe class data processing system having multiple partitions and a port to a network</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'812 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
(i) computer readable program code means for causing a computer to effect saving at a host-network interface an internet protocol (IP) address of at least one of the multiple partitions of the mainframe class data processing system	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to effect saving at a host-network interface an internet protocol (IP) address of at least one of the multiple partitions of the mainframe class data processing system</p> <p><i>Structure:</i> An article of manufacture (<i>see, e.g.,</i> 10:46-57) that causes a computer to effect saving at a host-network interface an internet protocol (IP) address of at least one of the multiple partitions of the mainframe class data processing system (<i>see, e.g.,</i> Fig. 5, 7:45-8:19), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to effect saving at a host-network interface an internet protocol (IP) address of at least one of the multiple partitions of the mainframe class data processing system</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'812 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
(ii) computer readable program code means for causing a computer to effect generating an IP datagram at a first partition of said multiple partitions to be forwarded to a second partition of said multiple partitions using a destination IP address	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to effect generating an IP datagram at a first partition of said multiple partitions to be forwarded to a second partition of said multiple partitions using a destination IP address</p> <p><i>Structure:</i> An article of manufacture (<i>see, e.g.,</i> 10:46-57) that causes a computer to effect generating an IP datagram at a first partition of said multiple partitions to be forwarded to a second partition of said multiple partitions using a destination IP address (<i>see, e.g.,</i> step 200 of Fig. 6, 8:33-37; step 300 of Fig. 7, 9:8-10; Fig. 8A, 9:46-57; or Fig. 8B, 10:1-11), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to effect generating an IP datagram at a first partition of said multiple partitions to be forwarded to a second partition of said multiple partitions using a destination IP address</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'812 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
(iii) computer readable program code means for causing a computer to effect determining whether said destination IP address for said IP datagram comprises an IP address saved at said host-network interface for said at least one partition, and if so, forwarding the IP datagram directly from said first partition to said second partition of said multiple partitions without employing said network.	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to effect determining whether the destination IP address for the IP datagram comprises an IP address saved at the host-network interface for said at least one partition, and if so, forwarding the IP datagram directly from the first partition to the second partition of said multiple partitions without employing the network.</p> <p><i>Structure:</i> An article of manufacture (<i>see, e.g.</i>, 10:46-57) that causes a computer to effect determining whether the destination IP address for the IP datagram comprises an IP address saved at the host-network interface for said at least one partition, and if so, forwarding the IP datagram directly from the first partition to the second partition of said multiple partitions without employing the network (<i>see, e.g.</i>, Fig. 5, 8:20-30; or steps 210-240 of Fig. 6, 8:37-48), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to effect determining whether the destination IP address for the IP datagram comprises an IP address saved at the host-network interface for said at least one partition, and if so, forwarding the IP datagram directly from the first partition to the second partition of said multiple partitions without employing the network.</p> <p><i>Structure:</i> No corresponding structure.</p>

U.S. Patent No. 6,971,002

'002 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
firmware	The term "firmware" is only used as a modifier in the phrase "firmware image" and does not need to be construed separately.	Firmware is "software" stored in a memory chip that holds its content without electrical power, such as, for example, read-only memory (ROM), programmable ROM (PROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM), and non-volatile random access memory (non-volatile RAM).
firmware image	Software copied from non-volatile memory and used to boot a partition.	An instance of a particular firmware.
storing a plurality of different firmware images in said computer system / a plurality of different firmware images being stored in said computer system	Storing more than one distinct firmware image in the computer system.	storing at least two firmware images that are not the same as each other
capable of being executed during a power-on process to boot said computer system	Capable of being executed during the operations performed by a computer system from the time it is turned on until it is ready to run applications to boot said computer system.	able to be executed during the operations performed by a computer system from the time it is turned on until it begins executing the partition firmware

Exhibit B

'002 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
instruction means for storing a plurality of different firmware images in said computer system	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> instructing a computer to store a plurality of different firmware images in the computer system</p> <p><i>Structure:</i> A computer program product stored in a computer recordable-type media (<i>see, e.g.</i>, 8:4-20) that instructs a computer to store a plurality of different firmware images in the computer system (<i>see, e.g.</i>, Fig. 3, 6:13-16), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> storing a plurality of different firmware images in said computer system</p> <p><i>Structure:</i> No corresponding structure</p>

Exhibit B

'002 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
instruction means for rebooting one of said plurality of partitions utilizing one of said plurality of firmware images without rebooting other ones of said plurality of partitions	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> instructing a computer to reboot one of the plurality of partitions utilizing one of the plurality of firmware images without rebooting other partitions</p> <p><i>Structure:</i> A computer program product stored in a computer recordable-type media (<i>see, e.g.</i>, 8:4-20) that instructs a computer to reboot one of the plurality of partitions utilizing one of the plurality of firmware images without rebooting other partitions (<i>see, e.g.</i>, Fig. 3, 6:58-67; or blocks 422-430 of Fig. 4, 7:30-45), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> rebooting one of said plurality of partitions utilizing one of said plurality of firmware images without rebooting other ones of said plurality of partitions</p> <p><i>Structure:</i> No corresponding structure</p>

Exhibit B**U.S. Patent No. 5,687,106**

'106 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
floating point unit	Part of a computer system that performs floating point operations.	That portion of a processor's circuitry that performs floating point calculations
a floating point unit having an internal dataflow	A floating point unit which includes the functions of moving data through the unit and executing floating point operations.	a floating point unit that uses an internal floating point format to perform floating point calculations
supports both said first floating point architecture and said second floating point architecture	Provides the necessary resources for the correct operation of both the first and second floating point architectures.	A floating point unit "supports" a floating point architecture when it can, on its own, perform calculations on floating point numbers of that architecture.
converter	Hardware and/or software that changes data from one format or architecture type to another format or architecture type.	Circuitry within the floating point unit that changes the format or architecture type of a floating point number.

Exhibit B**U.S. Patent No. 5,825,678**

'678 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
a floating point processor	A portion of a computer system that interprets and executes floating point instructions.	A processor that contains a floating point unit. A floating point unit is that portion of a processor's circuitry that executes floating point instructions by performing operations on floating point numbers.
a machine instruction	A language construct that specifies an operation and identifies its operands, if any, and can be directly executed by a processor of a computer.	A string of digits that specifies an operation and identifies its operands, if any, and can be directly executed by the processor to which it is directed.
program status word	A defined set of data that indicates the next instruction to be executed and includes the program condition code and program authority, where that data directs the processor in the execution of a program.	The contents of the register that indicates the next instruction to be executed, includes the program condition code and program authority, and directs the processor in the execution of a program.
means for retrieving the floating point number from memory	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> retrieving the floating point number from memory <i>Structure:</i> A shared memory computer system (<i>see, e.g.</i> , Fig. 1, 2:35-38; Fig. 2, 2:39-59) for retrieving the floating point number from memory (<i>see, e.g.</i> , Fig. 8, 3:63-66), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> retrieving the floating point number from memory <i>Structure:</i> No corresponding structure.

Exhibit B

'678 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
means for determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number</p> <p><i>Structure:</i> A shared memory computer system (<i>see, e.g.</i>, Fig. 1, 2:35-38; Fig. 2, 2:39-59) for determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number (<i>see, e.g.</i>, Fig. 5, 3:34-45; Fig. 7, 3:49-50; Fig. 8, 3:66-4:5; Fig. 9, 4:9-32), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number.</p> <p><i>Structure:</i> Fig. 9, except for the circuitry that connects AND gates to the box marked CC in Fig. 9 (known in the art as a “wired OR gate”).</p>
means for setting a condition code in a program status word based upon the determination of whether the data class is the identified data class	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> setting a condition code in a program status word based upon whether the data class is the identified data class</p> <p><i>Structure:</i> A shared memory computer system (<i>see, e.g.</i>, Fig. 1, 2:35-38; Fig. 2, 2:39-59) for setting a condition code in a program status word based upon whether the data class is the identified data class (<i>see, e.g.</i>, Fig. 8, 4:5-8; Fig. 9, 4:9-32), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> setting a condition code in a program status word based upon the determination of whether the data class is the identified data class</p> <p><i>Structure:</i> The circuitry that connects the AND gates to the box marked CC in Fig. 9 (known in the art as a “wired OR gate”).</p>

Exhibit B

'678 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>An apparatus for determining floating point data class in accordance with claim 1, wherein said means for determining uses a bit mask to determine action to be taken for a particular data class of the floating point number.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> determining whether the data class of the floating point number is the identified data class using a bit mask to determine action to be taken for a particular data class of the floating point number</p> <p><i>Structure:</i> A shared memory computer system (<i>see, e.g.</i>, Fig. 1, 2:35-38; Fig. 2, 2:39-59) for determining whether the data class of the floating point number is the identified data class using a bit mask to determine action to be taken for a particular data class of the floating point number (<i>see, e.g.</i>, Fig. 5, 3:34-45; Fig. 7, 3:49-50; Fig. 8, 3:66-4:5; Fig. 9, 4:9-32), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number and by using a bit mask to determine action to be taken for a particular data class of the floating point number</p> <p><i>Structure:</i> The bit mask in the upper right hand corner of Fig. 9.</p>

Exhibit B**U.S. Patent No. 5,696,709**

'709 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
instruction	A language construct that specifies an operation and identifies its operands, if any.	A string of digits that specifies an operation and identifies its operands, if any, and can be directly executed by the processor to which it is directed.
means for storing a value for specifying one of said floating point rounding modes as a default rounding mode	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> storing a value for specifying one of the floating point rounding modes as a default rounding mode <i>Structure:</i> A shared memory computer system (<i>see, e.g.</i> , Fig. 1, 2:10-13; Fig. 2, 2:13-34) for storing a value for specifying one of the floating point rounding modes as a default rounding mode (<i>see, e.g.</i> , Fig. 4, 2:54-60), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> storing a value for specifying one of the floating point rounding modes as a default rounding mode <i>Structure:</i> Bits 6 and 7 of FPC register 210 in Figure 2.

Exhibit B

'709 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>means for executing a floating point instruction having a field that is operative to selectively override said default rounding mode with another of said rounding modes during execution of said floating point instruction by said processor.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> executing a floating point instruction having a field that is operative to selectively override the default rounding mode with another of said rounding modes during execution of the floating point instruction by the processor.</p> <p><i>Structure:</i> A shared memory computer system (<i>see, e.g.</i>, Fig. 1, 2:10-13; Fig. 2, 2:13-34) for executing a floating point instruction having a field that is operative to selectively override the default rounding mode with another of said rounding modes during execution of the floating point instruction by the processor (<i>see, e.g.</i>, Fig. 5, 3:23-4:2; or Fig. 6, 4:11-38), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> executing a floating point instruction having a field that is operative to selectively override said default rounding mode with another of said rounding modes during execution of said floating point instruction by said processor</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B**U.S. Patent No. 6,775,789**

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
usable as a current time of day clock value in real-time processing	The sequence value reflects the actual time at which the time value was requested, and is useable as a sequential timestamp where later requests always result in larger values	Representing the actual time of day at which the value can be used by a program
physical clock	Clock implemented in hardware.	A time-of-day (TOD) clock implemented in hardware. A TOD clock embodies the characteristics of uniqueness, monotonicity, and predictable resolution.
instruction	A language construct that specifies an operation and identifies its operands, if any.	A string of digits that specifies an operation and identifies its operands, if any, and can be directly executed by the processor to which it is directed.
register	A part of internal storage having a specified storage capacity and usually intended for a specific purpose.	A hardware storage element in a processor that can be accessed faster than memory.

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
means for providing as one part of a sequence value timing information comprising at least one of time-of-day information and date information;	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Providing as one part of a sequence value timing information comprising at least one of time-of-day information and date information.</p> <p><i>Structure:</i> A system (Fig. 1; Col. 5:7-29; Fig. 11; Col. 14:11-24; Fig. 12; Col. 14:25-44; Fig. 13; or Col. 14:35-60) configured to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Providing as one part of a sequence value timing information comprising at least one of time-of-day information and date information.</p> <p><i>Structure:</i> Steps 1000-1002 in Fig. 10.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>means for including as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Including as another part of the sequence value selected information usable in making the sequence value unique across a plurality of operating system images on one or more processors of the computing environment</p> <p><i>Structure:</i> A system (Fig. 1; Col. 5:7-29; Fig. 11; Col. 14:11-24; Fig. 12; Col. 14:25-44; Fig. 13; or Col. 14:35-60) configured to include as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment (Fig. 9; Col. 8:62-67; Fig. 10, step 1010; Col. 9:13-15; Col. 11:23-35; or Col. 11:61-12:6), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> including as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment</p> <p><i>Structure:</i> Step 1010 in Fig. 10</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The system of claim 20, further comprising means for providing as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Providing as a further part of the sequence value a placeholder value usable in ensuring that the sequence value is an increasing sequence value, even when a physical clock used to provide the timing information of the sequence value wraps back to zero.</p> <p><i>Structure:</i> A system (Fig. 1; Col. 5:7-29; Fig. 11; Col. 14:11-24; Fig. 12; Col. 14:25-44; Fig. 13; or Col. 14:35-60) configured to provide as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero (Fig. 9; Col. 8:62-67; Fig. 10, step 1000; Col. 9:1-2; or Col. 12:51-64), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> providing as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero</p> <p><i>Structure:</i> Step 1004 in Fig. 10.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
The system of claim 20, further comprising means for providing as a further part of said sequence value a processor identifier.	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Providing as a further part of the sequence value a processor identifier.</p> <p><i>Structure:</i> A system (Fig. 1; Col. 5:7-29; Fig. 11; Fig. 14:11-24; Fig. 12; Col. 14:25-44; Fig. 13; or Col. 14:35-60) configured to provide as a further part of said sequence value a processor identifier (Fig. 9; Col. 8:62-67; Fig. 10, step 1008; Col. 9:11-15; or Col. 12:7-14), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> providing as a further part of said sequence value a processor identifier</p> <p><i>Structure:</i> Step 1008 in Fig. 10</p>
The system of claim 23, wherein said means for providing comprises means for retrieving, by said instruction, said timing information from a physical clock.	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> retrieving, by the instruction, the timing information from a physical clock</p> <p><i>Structure:</i> An instruction used to retrieve said timing information from a physical clock (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> retrieving, by said instruction, said timing information from a physical clock</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
The system of claim 23, ... and wherein said means for including comprises means for retrieving, by said instruction, said selected information from a storage area	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Retrieving, by the instruction, the selected information from a storage area.</p> <p><i>Structure:</i> An instruction used to retrieve said selected information from a storage area (Fig. 9; Col. 8:62-67; Fig. 10, step 1010; Col. 9:13-15; or Col. 8:37-42), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> retrieving, by said instruction, said selected information from a storage area</p> <p><i>Structure:</i> No corresponding structure.</p>
The system of claim 20, further comprising means for receiving said timing information from a physical clock of said computing environment.	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Receiving the timing information from a physical clock of the computing environment.</p> <p><i>Structure:</i> A system (Fig. 1; Col. 5:7-29; Fig. 11; Col. 14:11-24; Fig. 12; Col. 14:25-44; Fig. 13; or Col. 14:35-60) configured to receive said timing information from a physical clock of said computing environment (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> receiving said timing information from a physical clock of said computing environment</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
The system of claim 20, further comprising means for obtaining said selected information from a programmable register set by a set register instruction.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> Obtaining the selected information from a programmable register set by a set register instruction. <i>Structure:</i> A system (Fig. 1 or Col. 5:7-29) configured to obtain said selected information from a programmable register set by a set register instruction (Col. 9:13-15), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> obtaining said selected information from a programmable register set by a set register instruction <i>Structure:</i> No corresponding structure.

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>at least one computer usable medium having computer readable program code means embodied therein for causing the generating of unique sequence values usable within a computing environment, the computer readable program code means in said article of manufacture comprising:</p>	<p>IBM contends this phrase is not governed by 35 U.S.C. § 112, ¶ 6, is not limiting and therefore requires no construction.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing the generating of unique sequence values usable within a computing environment.</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing the generating of unique sequence values usable within a computing environment (Fig. 10 or Col. 8:62-9:15.)</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing the generating of unique sequence values usable within a computing environment</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
computer readable program means for causing a computer to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information;	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>computer readable program means for causing a computer to include as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to include as another part of the sequence value selected information usable in making the sequence value unique across a plurality of operating system images on one or more processors of the computing environment</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to include as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operation system images on one or more processors of said computing environment (Fig. 9; Col. 8:62-67; Fig. 10, step 1010; Col. 9:13-15; Col. 11:23-35; or Col. 11:61-12:6), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to include as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to provide as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to provide as a further part of the sequence value a placeholder value usable in ensuring that the sequence value is an increasing sequence value, even when a physical clock used to provide the timing information of the sequence value wraps back to zero</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to provide as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero (Fig. 9; Col. 8:62-67; Fig. 10, step 1000; Col. 9:1-2; or Col. 12:51-64), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to provide as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to provide as a further part of said sequence value a processor identifier.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to provide as a further part of the sequence value a processor identifier.</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to provide as a further part of said sequence value a processor identifier (Fig. 9; Col. 8:62-67; Fig. 10, step 1008; Col. 9:11-15; or Col. 12:7-14), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to provide as a further part of said sequence value a processor identifier</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The article of manufacture of claim 33, wherein said computer readable program code means for causing a computer to provide comprises computer readable program code means for causing a computer to retrieve, by an instruction, said timing information from a physical clock,</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to retrieve, by an instruction, the timing information from a physical clock</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to retrieve, by an instruction, said timing information from a physical clock (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to retrieve, by an instruction, said timing information from a physical clock</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The article of manufacture of claim 33, ... and wherein said computer readable program code means for causing a computer to include comprises computer readable program code means for causing a computer to retrieve, by said instruction, said selected information from a storage area.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to retrieve, by the instruction, the selected information from a storage area</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to retrieve, by said instruction, said selected information from a storage area (Fig. 9; Col. 8:62-67; Fig. 10, step 1010; Col. 9:13-15; or Col. 8:37-42), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to retrieve, by said instruction, said selected information from a storage area</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'789 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
<p>The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to receive said timing information from a physical clock of said computing environment.</p>	<p>IBM contends this limitation is not governed by 35 U.S.C. § 112, ¶ 6, this limitation needs no construction and should be given its plain and ordinary meaning.</p> <p>If the Court determines this limitation is governed by 35 U.S.C. § 112, ¶ 6, the function and corresponding structure are as follows:</p> <p><i>Function:</i> causing a computer to receive the timing information from a physical clock of the computing environment.</p> <p><i>Structure:</i> An article of manufacture (Col. 14:61-15:4) having computer usable media for causing a computer to receive said timing information from a physical clock of said computing environment (Fig. 9; Col. 8:62-67; Fig. 10, step 1002; or Col. 9:1-5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> causing a computer to receive said timing information from a physical clock of said computing environment</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B**U.S. Patent No. 5,987,495**

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
instruction	A language construct that specifies an operation and identifies its operands, if any.	A string of digits that specifies an operation and identifies its operands, if any, and can be directly executed by the processor to which it is directed.
program status word	A defined set of data that indicates the next instruction to be executed and includes the program condition code and program authority, where that data directs the processor in the execution of a program.	The contents of the register that indicates the next instruction to be executed, includes the program condition code and program authority, and directs the processor in the execution of a program.
register	A part of internal storage having a specified storage capacity and usually intended for a specific purpose.	A hardware storage element in the processor that can be accessed faster than memory.

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for decoding an instruction from a program executing in said problem state specifying a storage location containing a saved program status word	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Decoding an instruction from a program executing in the problem state specifying a storage location containing a saved program status word</p> <p><i>Structure:</i> Hardware, software , or any suitable combination of the two (Fig. 1; 102 5:4-11; or Col. 7:21-28) configured to decode an instruction from a program executing in said problem state specifying a storage location containing a saved program status word, and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> decoding an instruction from a program executing in said problem state specifying a storage location containing a saved program status word</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
<p>means responsive to said decoding means for restoring from the saved program status word contained at said specified storage location only those fields of the current program status word that are alterable by a program executing in said problem state.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Restoring from the saved program status word contained at the specified storage location only those fields of the current program status word that are alterable by a program executing in the problem state</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; Col. 5:4-11) that is configured to restore from the saved program status word contained at said specified storage location only those fields that are alterable by a program executing in said problem state (Figs. 8, step 810; Fig. 6, steps 601-607; Col. 8: 52-58; Col. 9:45-57; or Col. 10:32 – 11:5), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> restoring from the saved program status word contained at said specified storage location only those fields of the current program status word that are alterable by a program executing in said problem state.</p> <p><i>Structure:</i> Steps 606-607 of Fig. 6.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for determining said storage location using the contents of the register specified by said field.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> Determining the storage location using the contents of the register specified by the field. <i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 5:4-11; or Col. 7:21-28) that is configured to determine the storage location (Fig. 6, step 601; Fig. 2A; Col. 8: 63-65, or Col. 9:15-22), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> determining said storage location using the contents of the register specified by said field. <i>Structure:</i> Fig. 2A, 2B.
means for restoring said saved register contents to said register from said save area.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> Restoring the saved register contents to the register from the save area. <i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; or 5:4-11) that is configured to restore the saved register contents to the register in the save area (Fig. 6, steps 602-603; Col. 9:10-12; or Col. 10:46-53), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> restoring said saved register contents to said register from said save area <i>Structure:</i> Fig. 6.

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for decoding a program instruction specifying a register selected from said set of registers, said register pointing to a save area containing a saved program status word and saved register contents	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Decoding a program instruction specifying a register selected from the set of registers, the register pointing to a save area containing a saved program status word and saved register contents</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102 5:4-11; or Col. 7:21-28) (e.g., Fig. 1, 102) configured to decode an instruction from a program executing in said problem state specifying a storage location containing a saved program status word, and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> decoding a program instruction specifying a register selected from said set of registers, said register pointing to a save area containing a saved program status word and saved register contents</p> <p><i>Structure:</i> No corresponding structure.</p>
means response to said decoding means for executing said instruction, said executing means comprising:	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Executing the instruction</p> <p><i>Structure:</i> Hardware, software, or any suitable combination configured to execute an instruction (Fig. 1, 102; Col. 5:4-11; Col. 6:66 – 7:77, or Col. 7:21-4), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> executing said instruction</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for accessing said save area using the contents of the register specified by said program instruction	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Accessing the save area using the contents of the register specified by the program instruction</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; or 5:4-11) that is configured to access the save area using the contents of the register specified by the program instruction (Fig. 2A; Fig. 2B, Fig. 3A; Fig. 6, steps 601, 602, 604, 606; Col. 8: 63-65; Col. 9:5-22; Col. 10:42-45; Col. 10:46-50; Col. 10:54-59; or Col. 10:62-66), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> accessing said save area using the contents of the register specified by said program instruction</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
<p>means for restoring said program status word and said register from the saved program status word and saved register contents contained in said save area to resume execution at the instruction address contained in said saved program status word with the program context defined by said saved program status word and saved register contents.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Restoring the program status word and the register from the saved program status word and saved register contents contained in the save area to resume execution at the instruction address contained in the saved program status word with the program context defined by said saved program status word and saved register contents.</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; or 5:4-11) that is configured to restore the program status word and the register from the saved program status word and saved register contents contained in the same area (Fig. 8, step 810; Fig. 6, steps 603, 605, or 607; Col. 9:58-64; Col. 10:50-53; Col. 10:59-61; or Col. 10:66-11:2), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> restoring said program status word and said register from the saved program status word and saved register contents contained in said save area to resume execution at the instruction address contained in said saved program status word with the program context defined by said saved program status word and saved register contents.</p> <p><i>Structure:</i> Fig. 6.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for adding the specified displacement to the base address contained in said specified register.	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Adding the specified displacement to the base address contained in the specified register</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; or 5:4-11) configured to add the specified displacement to the base address contained in the specified register (Figs. 3A; 3B; 6, step 601; or Col. 9:38-44; Col. 9:45-57; Col. 10:42-45), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> adding the specified displacement to the base address contained in said specified register</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B

'495 Claim Term	IBM Proposed Construction	PSI's Proposed Construction
means for adding the offset specified by said program instruction to the beginning address of the save area specified by said register.	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> Adding the offset specified by the program instruction to the beginning address of the save area specified by the register.</p> <p><i>Structure:</i> Hardware, software, or any suitable combination of the two (Fig. 1; 102; Col. 7:21-28; or 5:4-11) configured to add the offset specified by the program instruction to the beginning address of the save area specified by the register (Figs. 2A, 2B; 3A; 3B; Fig. 6, step 602, 604, or 606; Col. 9:5-15; Col. 10:46-50; Col. 10:54-59; or Col. 10:62-66), and equivalents thereof.</p>	<p>Governed by 35 U.S.C. § 112, ¶ 6.</p> <p><i>Function:</i> adding the offset specified by said program instruction to the beginning address of the save area specified by said register</p> <p><i>Structure:</i> No corresponding structure.</p>

Exhibit B**U.S. Patent No. 5,414,851**

'851 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
input/output control blocks	Data structures containing information about I/O resources.	a hardware or microprogramming construct which specifies a shared resource to an OS, and may be said to represent an image of the resource to each sharing OS
accessing a control block in said sharing set of input/output control blocks, accessed in the just previous step, with an image identifier of one of said plurality of programs	Using the image identifier to locate the control block.	selecting a control block from a sharing set of input/output control blocks using the image identifier as the selection criterion

Exhibit B**U.S. Patent No. 5,953,520**

'520 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
instruction set	The complete set of the operations of the instructions of a computer architecture together with the types of meanings that can be attributed to their operands.	the complete set of the operations of the instructions of a computer together with a description of the types of meanings that can be attributed to their operands
semantic routine	A defined set or sequence of native instructions that, when executed, emulates an associated guest instruction.	a defined sequence of native instructions that, when executed, emulates an associated guest instruction
means, responsive to receipt of said guest memory access instruction for emulation, for translating said guest logical address into a guest real address and for thereafter translating said guest real address into a native physical address	Governed by 35 U.S.C. § 112, ¶ 6 <i>Function:</i> translating said guest logical address into a guest real address and for thereafter translating said guest real address into a native physical address <i>Structure:</i> A data processing system (Figs. 1, 2, or 3) configured to translate the guest logical address into a guest real address and thereafter to translate the guest real address into a native physical address (Figs. 7 or 8; column and lines: 13:52-14:45; or 14:46-15:7; or 15:56-65), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> translating said guest logical address into a guest real address and for thereafter translating said guest real address into a native physical address <i>Structure:</i> Fig. 7, 8, 9

Exhibit B

'520 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
means for executing a semantic routine that emulates said guest memory access instruction utilizing said native physical address.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> executing a semantic routine that emulates said guest memory access instruction utilizing said native physical address <i>Structure:</i> A data processing system Figs. 1, 2, or 3) configured to execute a semantic routine that emulates the guest memory access instruction utilizing the native physical address (Fig. 8; column and lines: 11:4-15; 11:26-31; 13:60-14:17; 14:18-20; 15:56-67), and equivalents thereof.	Governed by 35 U.S.C. § 112, ¶ 6. <i>Function:</i> executing a semantic routine that emulates said guest memory access instruction utilizing said native physical address <i>Structure:</i> Fig. 7, 8, 9

Exhibit B**U.S. Patent No. 6,009,261**

'261 Claim Term	IBM's Proposed Construction	PSI's Proposed Construction
patching instruction	An element of a target routine that is used to copy or modify some or all of a target instruction, to enable a guest instruction to be emulated.	an element of a target routine that is used to copy or modify some or all of a target instruction, to enable a guest instruction to be emulated in a dynamic manner each time a guest instruction is encountered
incompatible instruction	A language construct that specifies an operation and identifies its operands, if any, and pertains to the architecture being emulated, which is different than the architecture on which the emulator runs.	A string of digits that specifies an operation and identifies its operands, if any, and would be able to be directly executed by a processor of the emulated data processing system.
target instruction	A language construct that specifies an operation and identifies its operands, if any, and pertains to the architecture on which the emulator runs.	A string of digits that specifies an operation and identifies its operands, if any, and can be directly executed by the processor to which it is directed.
processor	A portion of a computer system that interprets and executes instructions.	one or more integrated circuits that process coded instructions and perform a task
target routine	The set or sequence of target instructions that enable an incompatible instruction to be run on target computer system.	a defined sequence of target instructions performing a function similar to, but not necessarily identically to, a corresponding incompatible instruction

INTRINSIC AND EXTRINSIC SUPPORT**U.S. Patent No. 6,654,812**

'812 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
host-network interface	<p>Intrinsic Evidence</p> <p>‘812 Patent: Abstract 2:51-3:20 4:4-8 5:6-33 5:44-56 5:61-6:1 6:7-13 Figs. 2-3</p> <p>‘812 Prosecution History: 5/28/03 Response, p. 3</p> <p>‘615 Prosecution History: 8/4/00 Response, pp. 6, 8-13 1/25/01 Response, pp. 10-12 6/20/01 Response, pp. 12, 21</p> <p>Extrinsic Evidence</p> <p>host interface = the interface between a communications network and a host computer (The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition, 2000)</p> <p>interface = a shared boundary (The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition, 2000)</p>	<p>http://publib.boulder.ibm.com/infocenter/zoslnctr/v1r7/topic/com.ibm.znetwork.doc/znetwork_24.html</p> <p>File history: 5/29/2003 Amendment.</p> <p>U.S. Patent No. 5,740,438.</p> <p>Abstract; Figs. 1-5; 1:1-11:4.</p> <p>International Business Machines Corporation, <i>8232 LAN Channel Station</i> (1998).</p> <p>http://www.redbooks.ibm.com/redbooks/GG244252.html</p> <p>International Business Machines Corporation, <i>TCP/IP Tutorial and Technical Overview</i> (1992).</p>

Exhibit C

'812 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	<p>device driver = the software responsible for managing low-level I/O operations for a particular hardware device or set of devices. Contains all the device-specific code necessary to communicate with a device and provides a standard interface to the rest of the system (The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition, 2000)</p> <p>host interface = interface between a network and a host computer. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 318 © 1994.</p> <p>interface = (1) A shared boundary between two functional units, defined by functional characteristics, signal characteristics, or other characteristics, as appropriate. The concept includes the specification of the connection of two devices having different functions. (2) Hardware, software, or both, that links systems, programs, or devices. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 351 © 199</p> <p>device driver = (1) A file that contains the code needed to use an attached device. (2) A program that enables a computer to communicate with a specific peripheral</p>	

Exhibit C

'812 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	device; for example, a printer, a videodisc player, or a CD drive. (3) A collection of subroutines that control the interface between I/O device adapters and the processor. <i>IBM Dictionary of Computing</i> , 10th Ed., p. 193 © 1994.	
saving at said host network interface	<p>Intrinsic Evidence</p> <p>'812 Patent:</p> <p>Abstract 2:51-3:3 4:4-8 5:6-33 5:44-56 5:61-6:1 6:7-13 Figs. 2-3</p> <p>'812 Prosecution History: 5/28/03 Response, p. 3</p> <p>'615 Prosecution History: 8/4/00 Response, pp. 6, 8-13 1/25/01 Response, pp. 10-12 6/20/01 Response, pp. 12, 21</p> <p>Extrinsic Evidence host interface = the interface between a communications network and a host computer (The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition, 2000)</p>	<p>File history: 5/29/2003 Amendment. U.S. Patent No. 5,740,438. Abstract; Figs. 1-5; 1:1-11:4. International Business Machines Corporation, <i>8232 LAN Channel Station</i> (1998). http://www.redbooks.ibm.com/redbooks/GG244252.html International Business Machines Corporation, <i>TCP/IP Tutorial and Technical Overview</i> (1992).</p>

Exhibit C

'812 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	<p>interface = a shared boundary (The Authoritative Dictionary of IEEE Standards Terms, Seventh Edition, 2000)</p> <p>host interface = interface between a network and a host computer. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 318 © 1994.</p> <p>interface = (1) A shared boundary between two functional units, defined by functional characteristics, signal characteristics, or other characteristics, as appropriate. The concept includes the specification of the connection of two devices having different functions. (2) Hardware, software, or both, that links systems, programs, or devices. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 351 © 1994.</p>	
(computer) readable program code means embodied therein for causing network communications in a mainframe class data processing system having multiple partitions and a port to a network, the computer readable program code means in the article of manufacture comprising:	<p>Intrinsic Evidence</p> <p><u>812 Patent:</u> 10:46-57 12:27-34</p>	

Exhibit C

'812 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
(i) computer readable program code means for causing a computer to effect saving at a host-network interface an internet protocol (IP) address of at least one of the multiple partitions of the mainframe class data processing system	<p>Intrinsic Evidence</p> <p>'812 Patent: 7:45-8:19 10:46-57 Fig. 5</p> <p>'812 Prosecution History: 5/28/03 Response, p. 3</p>	
(ii) computer readable program code means for causing a computer to effect generating an IP datagram at a first partition of said multiple partitions to be forwarded to a second partition of said multiple partitions using a destination IP address	<p>Intrinsic Evidence</p> <p>'812 Patent: 8:33-37 9:8-10 9:46-57 10:1-11 10:46-57 Figs. 6, 7, 8A, 8B</p> <p>'812 Prosecution History: 5/28/03 Response, p. 5</p>	
(iii) computer readable program code means for causing a computer to effect determining whether said destination IP address for said IP datagram comprises an IP address saved at said host-network interface for said at least one partition, and if so, forwarding the IP datagram directly from said first partition to said second partition of said multiple partitions without employing said network.	<p>Intrinsic Evidence</p> <p>'812 Patent: 7:45-8:7 8:20-48 9:41-45 10:46-57 Figs. 3, 5, 6</p> <p>'812 Prosecution History: 5/28/03 Response, pp. 2-5</p>	

U.S. Patent No. 6,971,002

'002 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
------------------------	--	--

Exhibit C

'002 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
firmware	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 1:59-65 2:57-3:11 5:62-6:3 6:11-33 6:42-47 6:53-8:20 Figs. 3-5</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 10-13</p> <p>Extrinsic Evidence</p> <p>firmware = broadly, the system software stored in a computer's read-only memory (ROM) or elsewhere in the computer's circuitry, such as the BIOS chip in IBM PC-compatible computers (Webster's New World Dictionary of Computer Terms, Eighth Edition, 2000)</p>	<p>6:22-28</p> <p>U.S. Patent No. 6,725,317</p> <p>U.S. Patent No. 6,973,517</p> <p>U.S. Patent No. 6,834,340</p> <p>Compact Oxford English Dictionary, "Firmware" ("permanent software programmed into a read-only memory"), at http://www.askoxford.com/concise_oed/firmware</p> <p>IBM's Preliminary Comments on PSI's complaint in Case no COMP/C-3/3951/Platform Solutions, Inc/IBM before the European Commission Competition Directorate-General at 2.</p> <p>IBM Technical Disclosure Bulletin, vol. 36, No. 03, Mar. 1993, "Sharing Read-Only Memory among Multiple Logical Partitions", pp. 303-304.</p> <p>IBM Technical Disclosure Bulletin, vol. 39, No. 12, Dec. 1996, "Highly Parallel Coupling Facility Emulator/Router with Shadowed Link Buffers", 2 pages.</p> <p>IBM Technical Disclosure Bulletin, vol. 39, No. 06, Jun. 1996, "Coordinating Multiple Server Partitions to Enter Power-Save State", pp. 235-239.</p>

Exhibit C

'002 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
firmware image	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 1:30-42 1:59-65 2:57-3:11 5:62-6:3 6:11-33 6:42-47 6:53-8:20 Figs. 3-5</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 10-13</p> <p>Extrinsic Evidence firmware = broadly, the system software stored in a computer's read-only memory (ROM) or elsewhere in the computer's circuitry, such as the BIOS chip in IBM PC-compatible computers (Webster's New World Dictionary of Computer Terms, Eighth Edition, 2000)</p>	<p>1:60-61; 2:11-13; 6:11-16; 6:22-28;</p> <p>IBM Technical Disclosure Bulletin, vol. 36, No. 03, Mar. 1993, "Sharing Read-Only Memory among Multiple Logical Partitions", pp. 303-304.</p> <p>IBM Technical Disclosure Bulletin, vol. 39, No. 12, Dec. 1996, "Highly Parallel Coupling Facility Emulator/Router with Shadowed Link Buffers", 2 pages.</p> <p>IBM Technical Disclosure Bulletin, vol. 39, No. 06, Jun. 1996, "Coordinating Multiple Server Partitions to Enter Power-Save State", pp. 235-239.</p>

Exhibit C

'002 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
storing a plurality of different firmware images in said computer system / a plurality of different firmware images being stored in said computer system	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 1:59-2:13 2:57-63 5:62-6:47 7:1-8:3 Figs. 3-5</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 10-13</p>	Abstract; Fig. 4; Fig. 5; 1:10-16; 1:66-2:64; 3:1-3; 6:42-48; 7:1-8:30.
capable of being executed during a power-on process to boot said computer system	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 3:1-8 5:15-27 6:58-7:45 Figs. 2, 4</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 11-12</p>	Fig. 4; Fig. 5; 1:59-65; 2:38-48; 3:4-11; 5:44-54; 6:34-47; 7:45-58.

Exhibit C

'002 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
instruction means for storing a plurality of different firmware images in said computer system	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 1:59-2:13 2:57-63 3:12-6:47 7:1-8:20 Figs. 1-5</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 10-13</p>	
instruction means for rebooting one of said plurality of partitions utilizing one of said plurality of firmware images without rebooting other ones of said plurality of partitions	<p>Intrinsic Evidence</p> <p><u>'002 Patent:</u> 1:59-2:13 2:57-3:11 3:12-6:47 6:58-8:20 Figs. 1-5</p> <p><u>'002 Prosecution History:</u> 10/15/2004 Response to OA, pp. 9-10 5/17/2005 Appeal Brief, pp. 11-12</p>	

U.S. Patent No. 5,687,106

'106 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
floating point unit	<p>Intrinsic Evidence</p> <p>'106 Patent: 3:53-15:63 20:47-56 Figs. 1-4</p>	<p>Phillip A. Laplante, "Comprehensive Dictionary of Electrical Engineering" (CRC Press 2005): "floating-point unit. a circuit that performs floating-point computations, which is generally addition, subtraction, multiplication, or division."</p> <p>"Microsoft Press Computer Dictionary" (Microsoft Press 1997): "A circuit that performs floating-point calculations."</p> <p>http://www-306.ibm.com/software/globalization/terminology/tu.jsp#x2042528 (Unit: "A mechanical, electrical, or electronic piece of equipment for a special purpose.")</p> <p>Abstract; Fig. 1-5; 2:8-29; 3:53-20:56.</p>

Exhibit C

'106 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
a floating point unit having an internal dataflow	<p>Intrinsic Evidence</p> <p>‘106 Patent:</p> <p>ABSTRACT 1:57-65 2:2-5 3:18-45 3:53-5:39 15:37-63 20:47-56 Fig. 1</p> <p>Extrinsic Evidence</p> <p>Data Flow - The movement of data through a system from its entry to its destination. <i>Microsoft Press Computer Dictionary</i>, 2nd Ed., p. 107 © 1994.</p>	Abstract; Fig. 1; 1:56-2:29; 3:17-20:56.

Exhibit C

'106 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
supports both said first floating point architecture and said second floating point architecture	<p>Intrinsic Evidence</p> <p>'106 Patent:</p> <p>1:6-8 1:22-45 1:58-63 2:32-36 3:20-31 4:60-62 20:39-43 20:47-56</p> <p>Extrinsic Evidence</p> <p>Support - In system development, to provide the necessary resources for the correct operation of a functional unit.</p> <p><i>IBM Dictionary of Computing</i>, 10th Ed., p. 663 © 1994.</p>	<p>Abstract; Fig. 1; 1:56-2:29; 3:17-20:56.</p> <p><i>Alpha Architecture Reference Manual</i>, Richard L. Sites, ed., Digital Press, 1992. ISBN 1-55558-098-X.</p> <p>U.S. Patent 5,161,117.</p> <p>U.S. Patent 4,949,291.</p>

Exhibit C

'106 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
converter	<p>Intrinsic Evidence</p> <p>'106 Patent: 3:46-15:63 20:47-56 Figs. 1-4</p> <p>'106 Prosecution History: 12/11/96 Amendment, p. 13</p> <p>U.S. Pat. No. 5,757,682 (incorporated by reference) at 11:50-17:21, Figs. 8-9</p> <p>Extrinsic Evidence</p> <p>Converter - A device that can convert impulses from one form to another, such as analog to digital, parallel to serial, one code to another, or one protocol to another. See code converter, data converter. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 149 © 1994.</p> <p>Data converter - A functional unit that transforms data from one representation to an equivalent representation. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 168 © 1994.</p>	<p>2:14-15; Fig. 1; 3:19-5:39; 5:40-20:38.</p> <p>U.S. Patent 5,161,117.</p> <p>U.S. Patent 4,949,291.</p>

U.S. Patent No. 5,825,678

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p>‘678 Patent: 2:39-59 Fig. 2</p> <p>Extrinsic Evidence</p> <p>Processor - (1) In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533 © 1994.</p>	<p>IBM Dictionary of Computing, “processor.”</p> <p>Oxford English Dictionary, “processor,” “central.”</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead_-products_-sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.wss/docdisplay?Indocid=MIGR-39433&brandind=5000008</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		<p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p> <p>Fig. 1-2; 2:13-17; 2:34-36; 3:52-53; 4:63-65.</p>
a floating point processor	<p>Intrinsic Evidence</p> <p><u>'678 Patent:</u> 2:39-59</p> <p>Fig. 2</p> <p>Extrinsic Evidence</p> <p>Processor - (1) In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533 © 1994.</p>	<p>IBM Dictionary of Computing, “processor.”</p> <p>Oxford English Dictionary, “processor,” “central.”</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		<p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead_-_products_-_sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.wss/docdisplay?Indocid=MIGR-39433&brandind=5000008</p> <p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		<p>Phillip A. Laplante, "Comprehensive Dictionary of Electrical Engineering" (CRC Press 2005): "floating-point unit. a circuit that performs floating-point computations, which is generally addition, subtraction, multiplication, or division."</p> <p>"Microsoft Press Computer Dictionary" (Microsoft Press 1997): "A circuit that performs floating-point calculations."</p> <p><u>http://www-306.ibm.com/software/globalization/terminology/tu.jsp#x2042528</u> (Unit: "A mechanical, electrical, or electronic piece of equipment for a special purpose.")</p> <p>Fig. 1; 2:34-36; 3:52-53; 4:63-65</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
a machine instruction	<p>Intrinsic Evidence</p> <p>‘678 Patent: ABSTRACT 1:59-67 3:19-45 Fig. 5</p> <p>U.S. Pat. No. 5,687,106 (incorporated by reference) at 3:57-4:1</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p> <p>Machine Instruction - (1) An instruction that can be directly executed by a processor of a computer. A machine instruction is an element of a machine language. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 408 © 1994.</p>	<p>IBM Dictionary of Computing, “computer instruction,” “computer instruction set,” “instruction,” “machine instruction.”</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>Abstract; 1:41-67; 2:21-23; 2:38-59; 3:9-11; 3:19-33; 3:50-60.</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
program status word	<p>Intrinsic Evidence</p> <p>‘678 Patent: 2:39-3:11 4:33-36 Figs. 2 and 3</p> <p>Enterprise Systems Architecture/390 Principles of Operation (1994), Order No. SA22-7201-02, Chapter 4</p> <p>Extrinsic Evidence</p> <p>Program Status Word (PSW) - An area in storage used to indicate the order in which instructions are executed, and to hold and indicate the status of a computer system. Synonymous with processor status word. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 539, © 1994.</p> <p>Program Status Word (PSW) - (A) A computer word that contains information specifying the current status of a computer program. The information may include error indicators, the address of the next instruction to be executed, currently enabled interrupts, and so on. <i>The IEEE Standard Dictionary of Electrical and Electronics Terms</i>, 6th Ed., p. 827, IEEE Std 100-1996.</p> <p>T3 Technologies Liberty Series ML 5.1 Operator Station User Guide</p>	<p>http://www-306.ibm.com/software/globalization/terminology/op.jsp#p15</p> <p>IBM Dictionary of Computing, “program status word.”</p> <p>z/Architecture Principles of Operation at 2-2 through 2-5.</p> <p>Fig. 1; Fig. 2; Fig. 3; 1:43-47; 2:13-3:12.</p>

Exhibit C

'678 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means for retrieving the floating point number from memory	<u>Intrinsic Evidence</u> `678 Patent: 2:35-59 3:19-46 3:63-66 Figs. 1, 2, 5, 7	
means for determining whether the data class of the floating point number is the identified data class by examination of condition of the fields of the floating point number	<u>Intrinsic Evidence</u> `678 Patent: 1:54-2:6 2:35-59 3:19-46 3:49-4:32 Figs. 1, 2, 5, 7-9	<i>Linking Language:</i> 2:31-32.
means for setting a condition code in a program status word based upon the determination of whether the data class is the identified data class	<u>Intrinsic Evidence</u> `678 Patent: 1:54-2:6 2:35-59 3:19-46 3:52-4:32 Figs. 1, 2, 5, 7-9	<i>Linking Language:</i> 2:31-32.
An apparatus for determining floating point data class in accordance with claim 1, wherein said means for determining uses a bit mask to determine action to be taken for a particular data class of the floating point number.	<u>Intrinsic Evidence</u> `678 Patent: 1:54-2:6 2:35-59 3:19-46 3:49-4:32 Figs. 1, 2, 5, 7-9	<i>Linking Language:</i> 2:31-32.

U.S. Patent No. 5,696,709

'709 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p><u>'709 Patent:</u> 2:10-34 2:41-52 3:23-43 4:4-38 Figs. 1, 2, 4, 5, 6</p> <p><u>'709 Prosecution History:</u> 9/13/96 Amendment, pp. 4-7</p> <p>Extrinsic Evidence</p> <p>Processor - (1) In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533 © 1994.</p>	<p>IBM Dictionary of Computing, "processor."</p> <p>Oxford English Dictionary, "processor," "central."</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead_-products_-sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.wss/doctdisplay?lnocid=MIGR-</p>

Exhibit C

'709 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		<p>39433&brandind=5000008</p> <p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p> <p>Fig. 1; Fig. 2; 2:10-49.</p>

Exhibit C

'709 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
instruction	<p>Intrinsic Evidence</p> <p><u>'709 Patent:</u> ABSTRACT 1:42-46 2:10-26 3:23-4:38 Figs. 5, 6</p> <p><u>'709 Prosecution History:</u> 9/24/96 Response to OA at 4-5</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p>	<p>IBM Dictionary of Computing, "computer instruction," "computer instruction set," "instruction," "machine instruction."</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>Abstract; Fig. 5; 1:39-47; 2:10-34; 2:61-4:48; 4:62-64.</p>
means for storing a value for specifying one of said floating point rounding modes as a default rounding mode	<p>Intrinsic Evidence</p> <p><u>'709 Patent:</u> 1:39-46 2:26-34 2:54-57 Figs. 2, 4</p>	<p><i>Linking Language</i>: Fig. 4; 1:57-67.</p>

Exhibit C

'709 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means for executing a floating point instruction...	<u>Intrinsic Evidence</u> `709 Patent: 1:39-46 2:13-34 3:22-4:39 Figs. 2, 5, 6	

Exhibit C**U.S. Patent No. 6,775,789**

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u> 5:4-28 5:41-6:9 6:11-31 7:56-65 14:19-60 Figs. 1, 3, 11, 12, 13</p> <p>Extrinsic Evidence</p> <p>Processor - (1) In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533 © 1994.</p>	<p>IBM Dictionary of Computing, "processor."</p> <p>Oxford English Dictionary, "processor," "central."</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead--products--sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.</p>

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		<p>wss/docdisplay?lnocid=MIGR-39433&brandind=5000008</p> <p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p> <p>Fig. 1; Fig. 2; Fig. 3; 2:21-4:38; 7:56-8:37; 13:5-14:60.</p>
usable as a current time of day clock value in real-time processing	<p>Intrinsic Evidence</p> <p><u>789 Patent:</u> 1:28-2:10 6:31-7:3 12:36-64</p> <p><u>789 Prosecution History:</u> 7/1/02 Response, pp. 15-20 2/10/03 Preliminary Amendment, pp. 11-14</p>	<p>File history: 3/1/2004 Response.</p> <p>IBM Dictionary of Computing, “real-time processing,” “time-of-day clock.”</p> <p>http://www-306.ibm.com/software/globalization/terminology/qr.jsp#r17</p> <p>Jochen Liedtke et al., <i>OS-Controlled Cache</i></p>

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	<p>7/14/03 Response, pp. 2-4 1/6/04 Response, pp. 10-13 3/3/04 Preliminary Amendment, pp. 10-12</p>	<p><i>Predictability for Real-Time Systems</i>, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium 213 (1997).</p> <p>Ajay D. Kshemkalyani, <i>Synchronization for Distributed Real-time Applications</i>, Proceedings of the 1997 Joint Workshop on Parallel and Distributed Real-Time Systems 81 (1997).</p> <p>Anant Jhingran, <i>Why commercial database systems are not real-time systems</i>, Proceedings of the workshop on Databases: active and real-time 50 (1996).</p> <p>IBM Tech. Disc. Bul. v23n8 pgs. 3819-3820</p> <p>U.S. Patent No. 3,999,169.</p> <p>U.S. Patent No. 5,416,921.</p> <p>1:27-41.</p>
physical clock	<p>Intrinsic Evidence</p> <p>'789 Patent:</p> <p>4:66-5:3 6:37-44 6:66-7:8</p>	1:58-67; 6:37-40; 9:2-5.

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
instruction	<p>Intrinsic Evidence</p> <p>‘789 Patent: 8:22-30 8:43-9:43 11:5-60 Figs. 7, 8, 9, 10</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p>	<p>IBM Dictionary of Computing, “computer instruction,” “computer instruction set,” “instruction,” “machine instruction.”</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>1:42-14:9.</p>

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
register	<p>Intrinsic Evidence</p> <p>'789 Patent: 6:37-44 8:6-53 9:14-16 13:54-14:4 Figs. 6, 8, 10</p> <p>Extrinsic Evidence</p> <p>register - A part of internal storage having a specified storage capacity and usually intended for a specific purpose. <i>IBM Dictionary of Computing</i>, George McDaniel, Tenth Edition (August 1993), (c) 1994, ISBN 0-07-031489-6, p. 539.</p>	<p>Encyclopedia of Computer Science, "register."</p> <p>Oxford English Dictionary, "register."</p> <p>The Academic Press Dictionary of Science and Technology, "register."</p> <p>American Heritage Dictionary of the English Language, "register" ("A part of the central processing unit used as a storage location."), at http://www.bartleby.com/61/55/R0125500.html.</p> <p>Free On-Line Dictionary of Computing, "register", at http://foldoc.org/?register.</p> <p>Fig. 6; Fig. 10; 4:44-59.</p>

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means for providing as one part of a sequence value timing information comprising at least one of time-of-day information and date information;	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u></p> <p>5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 14:9-60 14:61-15:17 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	<i>Linking Language:</i> 4:57-59.
means for including as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment.	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u></p> <p>5:7- 29 14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:66-8:5 8:6-12 8:13-21 8:43-53 8:62-67 9:13-15 11:23-35 11:61-12:6 14:9-60 Figs. 1, 4, 6, 7, 8, 9, 10, 11, 12, 13</p>	<i>Linking Language:</i> 4:57-59.
The system of claim 20, further comprising	Intrinsic Evidence	<i>Linking Language:</i> 4:57-59.

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means for providing as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero.	<p><u>'789 Patent:</u></p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 6:31-7:3 8:43-53 8:62-67 9:1-2 12:42-50 12:51-64 14:9-60</p> <p>Figs. 1, 4, 8, 9, 10, 11, 12, 13</p>	
The system of claim 20, further comprising means for providing as a further part of said sequence value a processor identifier.	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u></p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 7:56-65 8:43-53 8:62-67 9:11-15 12:7-14 12:15-26 14:9-60</p> <p>Figs. 1, 4, 8, 9, 10, 11, 12, 13</p>	<p><i>Linking Language:</i> 4:57-59.</p>

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
The system of claim 23, wherein said means for providing comprises means for retrieving, by said instruction, said timing information from a physical clock.	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	
The system of claim 23, ... and wherein said means for including comprises means for retrieving, by said instruction, said selected information from a storage area	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:66-8:5 8:6-12 8:13-21 8:22-29 8:37-42 8:43-53 8:62-67 9:13-15 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	
The system of claim 20, further comprising means for receiving said timing information from a physical clock of said computing environment.	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60</p>	

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 14:9-60 Figs. 1, 4, 5, 8, 11, 12, 13	
The system of claim 20, further comprising means for obtaining said selected information from a programmable register set by a set register instruction.	Intrinsic Evidence '789 Patent: 14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 8:6-30 9:13-15 9:16-11:60 Figs. 1, 5, 6, 7, 9, 11, 12, 13	
at least one computer usable medium having computer readable program code means embodied therein for causing the generating of unique sequence values usable within a computing environment, the computer readable program code means in said article of manufacture comprising:	Intrinsic Evidence '789 Patent: Abstract 14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 4:57-59 6:16-8:61 8:62-9:15 14:61-15:4 Figs. 1, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
computer readable program means for causing a computer to provide as one part of a sequence value timing information comprising at least one of time-of-day information and date information;	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u></p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 14:61-15:4 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	
computer readable program means for causing a computer to include as another part of said sequence value selected information usable in making said sequence value unique across a plurality of operating system images on one or more processors of said computing environment, wherein said sequence value is usable as a current time of day clock value in real-time processing by one or more processors of the computing environment.	<p>Intrinsic Evidence</p> <p><u>'789 Patent:</u></p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:66-8:5 8:6-12 8:13-21 8:22-29 8:43-53 8:62-67 9:13-15 11:23-35 11:61-12:6 14:61-15:4 Figs. 1, 4, 6, 7, 8, 9, 10, 11, 12, 13</p>	

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to provide as a further part of said sequence value a placeholder value usable in ensuring that said sequence value is an increasing sequence value, even when a physical clock used to provide said timing information of said sequence value wraps back to zero.	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 6:31-7:3 8:43-53 8:62-67 9:1-2 12:42-50 12:51-64 14:61-15:4 Figs. 1, 4, 8, 9, 10, 11, 12, 13</p>	
The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to provide as a further part of said sequence value a processor identifier.	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:56-65 8:43-53 8:62-67 9:11-15 12:7-14 12:15-26 14:61-15:4 Figs. 1, 4, 8, 9, 10, 11, 12, 13</p>	

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
The article of manufacture of claim 33, wherein said computer readable program code means for causing a computer to provide comprises computer readable program code means for causing a computer to retrieve, by an instruction, said timing information from a physical clock,	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 14:61-15:4 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	
The article of manufacture of claim 33, ... and wherein said computer readable program code means for causing a computer to include comprises computer readable program code means for causing a computer to retrieve, by said instruction, said selected information from a storage area.	<p>Intrinsic Evidence</p> <p>‘789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:66-8:5 8:6-12 8:13-21 8:22-29 8:37-42 8:43-53 8:62-67 9:13-15 14:61-15:4 Figs. 1, 4, 6, 7, 8, 9, 10, 11, 12, 13</p>	

Exhibit C

'789 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
The article of manufacture of claim 33, further comprising computer readable program code means for causing a computer to receive said timing information from a physical clock of said computing environment.	<p>Intrinsic Evidence</p> <p>'789 Patent:</p> <p>14:61-15:17 5:7-29; 14:11-24; 14:25-44; 14:35-60 6:16-30 7:4-12 7:13-55 8:43-53 8:62-67 9:1-5 14:61-15:4 Figs. 1, 4, 5, 8, 9, 10, 11, 12, 13</p>	

Exhibit C**U.S. Patent No. 5,987,495**

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p><u>'495 Patent:</u> 6:66-7:41 Fig. 1</p> <p>Extrinsic Evidence</p> <p>Processor - (1) In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533 © 1994.</p>	<p>IBM Dictionary of Computing, "processor."</p> <p>Oxford English Dictionary, "processor," "central."</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead_-products_-sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.</p>

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
		wss/docdisplay?lndocid=MIGR-39433&brandind=5000008 http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007 http://www-03.ibm.com/press/us/en/pressrelease/21580.wss http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954 http://www.intel.com/pressroom/kits/itanium2/ Abstract; 2:5-4:20; 5:29-47; 6:1-17; 7:21-56

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
instruction	<p>Intrinsic Evidence</p> <p><u>'495 Patent:</u> Abstract 5:4-29 7:21-41 8:59-9:4 9:23-34 10:32-11:20 Figs. 2A, 3A, 6</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p>	<p>IBM Dictionary of Computing, "computer instruction," "computer instruction set," "instruction," "machine instruction."</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>2:5-4:20; 4:56-6:63; 7:22-56; 9:23-11:19.</p>
program status word	<p>Intrinsic Evidence</p> <p><u>'495 Patent:</u> 2:5-10 7:42-44 7:49-52</p>	<p>http://www-306.ibm.com/software/globalization/terminology/op.jsp#p15</p> <p>IBM Dictionary of Computing, "program</p>

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	<p>9:65-10:7 10:20-25</p> <p>Enterprise Systems Architecture/390 Principles of Operation (1994), Order No. SA22-7201-02, Chapter 4</p> <p><u>Extrinsic Evidence</u></p> <p>program status word (PSW) - (A) A computer word that contains information specifying the current status of a computer program. The information may include error indicators, the address of the next instruction to be executed, currently enabled interrupts, and so on. <i>The IEEE Standard Dictionary of Electrical and Electronics Terms</i>, 6th Ed., p. 827, IEEE Std 100-1996.</p> <p>program status word (PSW) - An area in storage used to indicate the order in which instructions are executed, and to hold and indicate the status of the computer system. Synonymous with processor status word. <i>IBM Dictionary of Computing</i>, George McDaniel, Tenth Edition (August 1993), (c) 1994, ISBN 0-07-031489-6, p. 539.</p> <p>T3 Technologies Liberty Series ML 5.1 Operator Station User Guide</p>	<p>status word."</p> <p>z/Architecture Principles of Operation at 2-2 through 2-5.</p> <p>Abstract; Fig. 1; Fig. 5; Fig. 6; Fig. 8; 1:1-11:19.</p>

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
register	<p>Intrinsic Evidence</p> <p>'495 Patent: 7:42-56 Fig. 1</p> <p>Extrinsic Evidence</p> <p>register - A part of internal storage having a specified storage capacity and usually intended for a specific purpose. <i>IBM Dictionary of Computing</i>, George McDaniel, Tenth Edition (August 1993), (c) 1994, ISBN 0-07-031489-6, p. 539.</p>	<p>Encyclopedia of Computer Science, "register."</p> <p>Oxford English Dictionary, "register."</p> <p>The Academic Press Dictionary of Science and Technology, "register."</p> <p>American Heritage Dictionary of the English Language, "register" ("A part of the central processing unit used as a storage location."), at http://www.bartleby.com/61/55/R0125500.html.</p> <p>Free On-Line Dictionary of Computing, "register", at http://foldoc.org/?register.</p> <p>Abstract; 5:18-6:39; 8:31-10:61.</p>
means for decoding an instruction from a program executing in said problem state specifying a storage location containing a saved program status word	<p>Intrinsic Evidence</p> <p>'495 Patent: 5:4-11 6:66-7:11 7:21-28 Fig. 1</p>	

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means responsive to said decoding means for restoring from the saved program status word contained at said specified storage location only those fields of the current program status word that are alterable by a program executing in said problem state.	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11 7:21-28 8:52-58 9:45-57 9:65-10:31 10:32-11:5 Figs. 1, 4, 5, 6, 8	<i>Linking Language:</i> 6:57-58.
means for determining said storage location using the contents of the register specified by said field.	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11 7:21-28 8:52-58 8:56-65 9:15-22 Figs. 1, 2A, 6	<i>Linking Language:</i> 9:5-9:22.
means for restoring said saved register contents to said register from said save area.	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11 7:21-28 9:10-12 9:36-38 9:58-64 10:46-53 Figs. 1, 2B, 6	<i>Linking Language:</i> 10:32-11:19.
means for decoding a program instruction specifying a register selected from said set of registers, said register pointing to a save area	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11	

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
containing a saved program status word and saved register contents	6:66-7:11 7:21-28 Fig. 1	
means response to said decoding means for executing said instruction, said executing means comprising:	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11 6:66-7:11 7:21-4 Fig. 1	
means for accessing said save area using the contents of the register specified by said program instruction	Intrinsic Evidence <u>'495 Patent:</u> 5:4-11 7:21-28 8:52-58 8:59-9:4 9:5-22 9:23-34 10:42-45 10:46-50 10:54-59 10:62-66 Figs. 1, 2A, 2B, 3A, 6	

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means for restoring said program status word and said register from the saved program status word and saved register contents contained in said save area to resume execution at the instruction address contained in said saved program status word with the program context defined by said saved program status word and saved register contents.	<p>Intrinsic Evidence</p> <p>'495 Patent:</p> <p>5:4-11 7:21-28 8:59-9:4 9:23-34 9:58-64 10:50-53 10:59-61 10:66-11:2 Figs. 1, 2A, 3A, 6, 8</p>	<i>Linking Language:</i> 10:32-11:19.
means for adding the specified displacement to the base address contained in said specified register.	<p>Intrinsic Evidence</p> <p>'495 Patent:</p> <p>5:4-11 7:21-28 9:23-35 9:38-44 9:45-57 10:42-45 Figs. 1, 3A, 3B, 6</p>	
means for adding the offset specified by said program instruction to the beginning address of the save area specified by said register.	<p>Intrinsic Evidence</p> <p>'495 Patent:</p> <p>5:4-11 7:21-28 8:59-9:4 9:5-15 9:23-38 10:46-50 10:54-59 10:62-66</p>	

Exhibit C

'495 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
	Figs. 1, 2A, 2B, 3A, 3B, 6	

U.S. Patent No. 5,414,851

'851 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
input/output control blocks	<p>Intrinsic Evidence</p> <p>'851 Patent: Figs: 4, 8, 10-15, 16a-b 3:60-4:30 7:43-8:68 12:22-55 12:66-13:25 14:66-15:25 15:41-62 16:30-20:54</p> <p>Extrinsic Evidence</p> <p>Control Block - (1) A storage area used by a computer program to hold control information. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 143, © 1994.</p>	<p>Fig. 4, 6, 9, 10, 12, 14, 3:62-4:10, 7:43-8:61, 12:16-20, 14:46-54, 16:33-35, 25:40-58.</p> <p>International Business Machines Corporation, <i>ES Architecture 390 ESCON I/O Interface</i> (1990).</p>
accessing a control block in said sharing set of input/output control blocks, accessed in the just previous step, with an image identifier of one of said plurality of programs	<p>Intrinsic Evidence</p> <p>'851 Patent: Figs. 8, 11, 13, 17, 18 12:25-30 12:46-49 13:15-20 16:10-30 17:5-10 21:25-55</p> <p>Extrinsic Evidence</p> <p>Access (Computer Programming) - to locate a unit of code or data in memory and use it in a process. <i>Academic Press Dictionary of Science and Technology</i>, p. 14, © 1992.</p>	27:64-28:4; Fig. 1; Fig. 17, Fig. 18,

U.S. Patent No. 5,953,520

'520 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p><u>'520 Patent:</u> Figs. 1, 2, 3 1:60-2:20 2:66-3:29 4:19-7:11 3:15-20 4:19-23 16:1-9</p> <p>Extrinsic Evidence</p> <p>Processor – In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533, © 1994.</p>	<p>IBM Dictionary of Computing, “processor.”</p> <p>Oxford English Dictionary, “processor,” “central.”</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead--products--sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.wss/docdisplay?Indocid=MIGR-39433&brandind=5000008</p> <p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atsmastr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p>

Exhibit C

'520 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
instruction set	<p>Intrinsic Evidence</p> <p><u>520 Patent:</u> Figs. 1, 2, and 3 1:46-3:29 4:19-42 10:45-47 16:1-9</p> <p><u>'235 patent (incorporated by reference)</u> 1:14-16; 2:40-46; claim 9</p> <p><u>'575 Patent (incorporated by reference)</u> 1:47-50; 1:61-65; 3:46-65</p> <p>Extrinsic Evidence The complete set of instructions recognized by a given computer or provided by a given programming language. <i>Note:</i> In computer hardware, this term is considered to be synonymous with a computer's architecture. <i>The IEEE Standard Dictionary of Electrical and Electronic Terms</i>, 6th Ed., p. 529, IEEE Std 100-1996.</p> <p><i>IBM Microelectronics, PowerPC User Instruction Set Architecture</i></p> <p>U.S. Patent No. 7,092,869</p>	<p>Abstract; Figs. 1-3; 1:45-3:33; 4:19-7:11.</p> <p>IBM Dictionary of Computing, "computer instruction set."</p> <p><i>IBM Microelectronics, PowerPC 604 RISC Microprocessor User's Manual, Order No. MPR604UMU-01.</i></p> <p><i>Intel Corporation, Microprocessors, Publ. No. 230843 (1993).</i></p> <p><i>MC68030—Enhanced 32-bit Microprocessor User's Manual (1990).</i></p> <p>The document bearing Bates number IBMPSI10152467</p> <p>Abstract; 1:35-53; 4:19-49.</p>

'520 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
semantic routine	<p>Intrinsic Evidence</p> <p>'520 Patent: Figs. 2, 3, 4, 7, and 8 2:6-15 2:65-3:29 4:43-5:6 7:12-46 8:25-55 11:3-64 16:1-9</p> <p>'235 Patent (incorporated by reference) 1:35-39; 2:49-52</p> <p>Extrinsic Evidence</p> <p>Routine - A generic term for any section of code that can be invoked (executed) within a program. <i>Microsoft Press Computer Dictionary</i>, 2nd Ed., p. 344 © 1994.</p> <p>Routine - A standard practice: regular course of procedure. Webster's Third New International Dictionary, p. 1981 © 1993</p>	<p>Abstract; 2:12-12:19.</p> <p>Compact Oxford English Dictionary, "Routine" ("noun 1 a sequence of actions regularly followed; a fixed unvarying programme."), at http://www.askoxford.com/concise_oed/routine.</p> <p>Merriam-Webster's Online Dictionary "Routine" ("4: a sequence of computer instructions for performing a particular task"), at http://www.merriam-webster.com/cgi-bin/dictionary?book=Dictionary&va=routine.</p> <p>The document bearing Bates number IBMPSI10152467</p>

Exhibit C

'520 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
means, responsive to receipt of said guest memory access instruction for emulation, for translating said guest logical address into a guest real address and for thereafter translating said guest real address into a native physical address	<u>Intrinsic Evidence</u> <u>520 Patent:</u> Figs. 1, 2, 3, 5, 6, 7, 8 3:21-29 9:22-11:2 12:20-13:51 13:52-14:45 14:46-15:7 15:56-65	<i>Linking Language:</i> 3:55-63.
means for executing a semantic routine that emulates said guest memory access instruction utilizing said native physical address.	<u>Intrinsic Evidence</u> <u>520 Patent:</u> Figs. 1, 2, 3, 5, 6, 7, 8 1:64-2:2 2:66-3:2 3:15-29 4:19-5:6 6:25-7:3 8:25-55 11:4-64 13:60-14:20 15:56-67 16:1-9	<i>Linking Language:</i> 3:55-63.

U.S. Patent No. 6,009,261

'261 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
patching instruction	<u>Intrinsic Evidence</u> <u>'261 Patent:</u> Figs. 3-13, 19, 20 Abstract 5:46-56 8:39-9:5 10:20-31 10:56-63 11:15-55 12:62-13:5 13:45-63 13:66-15:23 16:20-21 16:53-17:9 17:22-48 18:65-19:4	4:27-29; 13:55-59; 3:60-4:45.

'261 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
incompatible instruction	<p>Intrinsic Evidence</p> <p>'261 Patent: Abstract 3:61-5:28 5:46-7:42 8:37-11:40 12:46-15:44 15:45-19:20 Figs. 1-20</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p> <p>U.S. Patent No. 7,092,869</p>	<p>IBM Dictionary of Computing, "computer instruction," "computer instruction set," "instruction," "machine instruction."</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>Abstract; Fig. 3; Fig. 9; 3:60-7:51; 8:37-19:14</p>

Exhibit C

'261 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
target instruction	<p>Intrinsic Evidence</p> <p>'261 Patent: Abstract 3:61-5:28 5:46-7:42 8:37-11:40 12:46-15:44 15:45-19:20 Figs. 1, 3-20</p> <p>Extrinsic Evidence</p> <p>Instruction - in digital computer operations, a set of bits defining an operation. Consists of an operation code specifying the operation to be performed, one or more operands or their address, and one or more modifiers or their addresses (to modify the operand or its address). <i>The Illustrated Dictionary of Electronics</i>, 7th Ed., p. 363, © 1997.</p> <p>Instruction - (1) A language construct that specifies an operation and identifies its operands, if any. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 346 © 1994.</p> <p>U.S. Patent No. 7,092,869</p>	<p>IBM Dictionary of Computing, "computer instruction," "computer instruction set," "instruction," "machine instruction."</p> <p><i>Encyclopedia of Computer Science</i> (3d ed.) at 684.</p> <p>http://www-306.ibm.com/software/globalization/terminology/ij.jsp</p> <p>The document bearing Bates number IBMPSI03906987</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>Abstract; Fig. 3; Fig. 9; 3:60-7:51; 8:37-19:14</p>

Exhibit C

'261 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
processor	<p>Intrinsic Evidence</p> <p>'261 Patent: Figs. 1, 3, 10-15 Abstract 3:62-65 4:7-12 4:30-35 5:46-48 8:37-49 8:56-65 11:16-17 13:55-65 14:4-6 18:65-19:4</p> <p>Extrinsic Evidence</p> <p>Processor – In a computer, a functional unit that interprets and executes instructions. A processor consists of at least an instruction control unit and an arithmetic and logic unit. <i>IBM Dictionary of Computing</i>, 10th Ed., p. 533, © 1994.</p>	<p>IBM Dictionary of Computing, "processor."</p> <p>Oxford English Dictionary, "processor," "central."</p> <p>October 1, 1989 license agreement between IBM and Intel</p> <p>The document bearing Bates number IBMPSI10152467</p> <p>http://www.research.ibm.com/journal/rd/511/berger.html</p> <p>http://www-03.ibm.com/systems/browse/inpro/</p> <p>http://www-03.ibm.com/systems/browse/power/index.html</p> <p>http://www-03.ibm.com/systems/browse/amdpro/index.html?cm_re=masthead--products--sys-amd</p> <p>https://www-304.ibm.com/systems/support/supportsite.wss/docdisplay?lnocid=MIGR-39433&brandind=5000008</p> <p>http://www-304.ibm.com/jct09002c/isv/tech/faq/individual?oid=2:85007</p> <p>http://www-03.ibm.com/press/us/en/pressrelease/21580.wss</p> <p>http://www-03.ibm.com/support/techdocs/atstr.nsf/WebIndex/FQ119954</p> <p>http://www.intel.com/pressroom/kits/itanium2/</p> <p>Abstract; Fig. 1; Fig. 10; 1:30-19:20.</p>

Exhibit C

'261 Claim Term	IBM's Intrinsic and Extrinsic Support	PSI's Intrinsic and Extrinsic Support
target routine	<p>Intrinsic Evidence</p> <p>'261 Patent: Figs. 2-5, 9, 19, 20 Abstract 5:8-17 5:47-56 6:24-65 7:28-41 8:37-9:5 9:35-61 10:6-19 11:16-23 13:11-18 13:45-65 14:44-46 15:13-23 16:5-19 18:15-59</p> <p>Extrinsic Evidence</p> <p>Routine - A generic term for any section of code that can be invoked (executed) within a program. <i>Microsoft Press Computer Dictionary</i>, 2nd Ed., p. 344 © 1994.</p> <p>Routine - A standard practice: regular course of procedure. <i>Webster's Third New International Dictionary</i>, p. 1981 © 1993</p>	<p>Abstract, 4:23-45; 5:8-17, 5:18-22, 6:38-40; 8:48; 8:66-9:5, 9:35-48, 10:13-16, 11:16-23, 11:33-38, 19:41-64.</p> <p>Compact Oxford English Dictionary, "Routine" ("noun 1 a sequence of actions regularly followed; a fixed unvarying programme."), at http://www.askoxford.com/concise_oed/routine.</p> <p>Merriam-Webster's Online Dictionary "Routine" ("4: a sequence of computer instructions for performing a particular task"), at http://www.merriam-webster.com/cgi-bin/dictionary?book=Dictionary&va=routine.</p> <p>The document bearing Bates number IBMPSI10152467</p>